



C09-EC-305

3237

BOARD DIPLOMA EXAMINATION, (C-09)

MARCH/APRIL—2014

DECE—THIRD SEMESTER EXAMINATION

DIGITAL ELECTRONICS

Time : 3 hours]

[Total Marks : 80

PART—A

3×10=30

- Instructions :** (1) Answer **all** questions.
(2) Each question carries **three** marks.
(3) Answer should be brief and straight to the point and shall not exceed *five* simple sentences.

- Convert the following binary numbers into hexa decimal :
(a) 10100010_2
(b) 1110011_2
(c) 00111011_2
- List the universal gates and draw their symbols.
- Mention three uses of alphanumeric codes.
- Draw a BCD to decimal decoder circuit.
- What is demultiplexer?
- Draw a level clocked T-flip flop.
- Define modulus of a counter.
- Draw a parallel-in parallel-out shift register.
- Write any three differences between EEPROM and UVPRAM.
- Compare static RAM and dynamic RAM.

PART—B

10×5=50

- Instructions :** (1) Answer **any five** questions.
(2) Each question carries **ten** marks.
(3) Answers should be comprehensive and the criterion for valuation is the content but not the length of the answer.

- (a) Draw the sum of products circuit for the equation $Y = (\bar{A} + B)(A + B)$ and simplify the equation. 5

*

- (b) Write Boolean expressions of sum of minterms from the following truth table and simplify :

5

<i>Input</i>			<i>Output</i>
<i>A</i>	<i>B</i>	<i>C</i>	<i>X</i>
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

- 12.** (a) Draw the circuit of TTL NAND gate with totem pole output. 5
(b) Compare TTL, CMOS and ECL logic families. 5
- 13.** (a) Draw the logic circuit and truth table of full adder. 5
(b) Draw half-adder circuit using exclusive OR gate and an AND gate and explain its function using truth table. 5
- 14.** Draw a two-bit digital comparator circuit and explain.
- 15.** (a) Draw and explain the operation of NAND latch. 5
(b) Write about level triggering and edge triggering. 5
- 16.** Explain the working of JK flip-flop using truth table.
- 17.** (a) Explain the terms resolution, accuracy and monotonicity of converter. 5
(b) Draw R-2R ladder network D/A converter. 5
- 18.** Describe the successive approximation method of A/D converter with a block diagram.

*